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Impurity Diffusion Process for Silicon Semiconductors Is Fast and Precise 
The problem: To produce precision silicon semi-
conductor junctions economically by accelerated fab-
rication techniques. The present method involves a 
dopant-rich oxide that diffuses impurity atoms into a 
silicon wafer for a given time at a given temperature. 
Because the oxide is grown from the silicon wafer, 
impurities already in the silicon wafer may act as 
counterdopants to the desired impurities. Thus the 
concentration of the dopant in the oxide cannot be 
controlled. This method is also time consuming. 
The solution: A process in which the oxide is de-
posited rather than grown on the silicon wafer and a 
controlled concentration of impurity atoms in gaseous 
form is simultaneously introduced into the reaction. 
This process is more accurate and requires much less 
time at elevated temperatures. 
How it's done: A silicon dioxide (Si02) layer is 
deposited on the silicon wafer by either steam oxida-
tion or thermal decomposition of CO2 and SiCl4 in 
the presence of hydrogen. A window is cut by photo-
engraving in the Si02 layer in the region where the 
junction is desired and a second Si02 layer is depos-
ited in this region as a gaseous dopant is simultan-
eously introduced into the reaction. Dopants used
are B2H6 (p type), PH3 (n type), and A5H3 (p type). 
The gas is metered into the reaction under much finer 
control than is possible with liquid or solid impurity 
sources. A shorter time at elevated temperatures is 
required and results in less migration of prior diffused 
impurities within the silicon. 
Notes: 
1. This invention should be of interest to manufactur-
ers of semiconductor devices. 
2. Inquiries concerning this invention may be di-
rected to: 
Technology Utilization Officer 
Goddard Space Flight Center 
Greenbelt, Maryland, 20771 
Reference: B65-10300 
Patent status: NASA encourages the immediate 
commercial use of this invention. Inquiries about ob-
taining rights for its commercial use may be made to 
NASA, Code AGP, Washington, D.C., 20546. 
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